

**Project**  
**ON**  
**A study of the effects of Gate Architecture on Statistical**  
**Device Variability –a comparative study on silicon and**  
**GaN channel device**

**Submitted in partial fulfillment of the degree of**  
**Master of Science in Electronic Science**  
**Under**  
**Acharya Prafulla Chandra College**  
**West Bengal State University**

**By**

**Amartya Ghosh**  
**Bhaswati Majumdar**  
**Sayari Dutta**  
**Soumili kar**

Under the supervision of  
Dr. Subhro Ghosal  
Department of Electronics  
Acharya Prafulla Chandra College

CERTIFICATE

*This is to certify that the thesis entitled* Design of classical and reversible circuits using a novel QCA based Universal gate *being submitted by---*


(i) **Amartya Ghosh** Roll No. APC/PG(S4)/22/ELTSC/02  
Registration No. 1012011601804 of 2021-2022

(ii) **Bhaswati Majumdar** Roll No. APC/PG(S4)/22/ELTSC/05  
Registration No. 1012021401825 of 2021-2022

(iii) **Sayari Dutta** Roll No. APC/PG(S4)/22/ELTSC/19  
Registration No 1012021401808 of 2021-2022

(iv) **Soumili Kar** Roll No. APC/PG(S4)/22/ELTSC/22  
Registration No. 1031721400099 of 2021-2022

for the award of the degree of **Master of Science in Electronic Science** is a bona-fide work carried out by him/her under my supervision and guidance. The research reports and the results presented in this thesis have not been submitted in parts or in full to any other University or Institute for the award of any other degree or diploma

  
Dr. Subhro Ghosal

